

VN5016AJ-E

SINGLE CHANNEL HIGH SIDE DRIVER WITH ANALOG CURRENT SENSE FOR AUTOMOTIVE APPLICATIONS

ADVANCE DATA

Table 1. General Features


TYPE	V _{CC}	R _{DS(on)}	I _D
VN5016AJ-E	41V	16m Ω	40A

- OUTPUT CURRENT: 40A
- 3.0V CMOS COMPATIBLE INPUT
- CURRENT SENSE DISABLE
- PROPORTIONAL LOAD CURRENT SENSE
- UNDERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- **CURRENT AND POWER LIMITATION**
- VERY LOW STAND-BY CURRENT
- PROTECTION AGAINST LOSS OF GROUND AND LOSS OF V_{CC}
- VERY LOW ELECTROMAGNETIC SUSCEPTIBILITY
- OPTIMIZED ELECTROMAGNETIC EMISSION
- REVERSE BATTERY PROTECTION (*)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VN5016AJ-E is a monolithic device made using STMicroelectronics VIPower technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

Figure 1. Package



This device integrates an analog current sense which delivers a current proportional to the load current (according to a known ratio) when CS_DIS is driven low or left open.

When CS_DIS is driven high, the CURRENT SENSE pin is in a high impedance condition.

Output current limitation protects the device in overload condition. In case of long overload duration, the device limits the dissipated power to safe level up to thermal shut-down intervention. Thermal shut-down with automatic restart allows the device to recover normal operation as soon as fault condition disappears.

Table 2. Order Codes

Package	Tube	Tape and Reel	
PowerSSO-12	VN5016AJ-E	VN5016AJTR-E	

Note: (*) See application schematic at page 8

Rev. 2

Figure 2. Block Diagram





Table 3. Pin Function

Name	Function		
V _{CC}	Battery connection		
OUTPUT Power output			
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network		
INPUT	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state		
CURRENT SENSE	Analog current sense pin, delivers a current proportional to the load current		
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin		

Figure 3. Current and Voltage Conventions



 $TAB = V_{CC}$ GND □ □ OUTPUT INPUT == CURRENT SENSE == COUTPUT CS_DIS □ V_CC □ OUTPUT Connection / Pin Current Sense N.C. Output Input CS_DIS Floating Χ Χ Through $1K\Omega$ Through $10K\Omega$ Through 10KΩ To Ground resistor resistor resistor

Figure 4. Configuration Diagram (Top View) & Suggested Connections For Unused and n.c. Pins

Table 4. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	-0.3	V
- I _{GND}	DC reverse ground pin current	-200	mA
l _{OUT}	DC output current	Internally limited	А
- lout	Reverse DC output current	-30	А
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
\/	Current sense maximum voltage	V _{CC} -41	V
V _{CSENSE}	Current sense maximum voltage	+V _{CC}	V
V _{ESD}	Electrostatic discharge (R=1.5kΩ; C=100pF)	2000	V
Tj	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

Table 5. Thermal Data

Symbol	Parameter	Max Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.3	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	75 (see note 1)	°C/W

Note: 1. When mounted on a standard single-sided FR4 board with 0.5cm² of Cu (at least 35 µm thick) connected to TAB.

$\textbf{ELECTRICAL CHARACTERISTICS} \ (8 \ \text{V} < \ \text{V}_{CC} < 36 \ \text{V}; \ -40 \ \text{°C} < \ \text{T}_{j} < 150 \ \text{°C}, \ unless otherwise specified})$

Table 6. Power Section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	36	V
V _{USD}	Undervoltage shutdown			3	4.5	V
V _{USDhyst}	Undervoltage Shut-down hysteresis			0.5		V
		I _{OUT} =5A; T _j =25°C			16	mΩ
R _{ON}	On state resistance	I _{OUT} =5A; T _j =150°C			32	mΩ
		I _{OUT} =5A; V _{CC} =5V; T _j =25°C			20	mΩ
V _{clamp}	Clamp Voltage	I _S =20mA	41	46	52	V
Is	Supply current	Off State; V _{CC} =13V; T _j =25°C; V _{IN} =V _{OUT} =V _{SENSE} =V _{CSD} =0V On State; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0A		2(**) 1.5	5(**) 3	μA mA
I _{L(off)}	Off state output current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C	0		3 5	μА

Note: (**) PowerMOS leakage included

Table 7. Switching $(V_{CC}=13V)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	R _L =2.6Ω		15		μs
t _{d(off)}	Turn-off delay time	R _L =2.6Ω		40		μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	R _L =2.6Ω		0.3		V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	R _L =2.6Ω		0.35		V/µs
W _{ON}	Switching losses energy at turn-on	R _L =2.6Ω		TBD		mJ
Woff	Switching losses energy at turn-off	R _L =2.6Ω		TBD		mJ

ELECTRICAL CHARACTERISTICS (continued)

Table 8. Logic Input

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} =0.9V	1			μΑ
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} =2.1V			10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25			V
\/	Input clamp voltage	I _{IN} =1mA	5.5		TBD	V
V_{ICL}		I _{IN} =-1mA		-0.7		V
Vcsdl	CS_DIS low level voltage				0.9	V
ICSDL	Low level CS_DIS current	V _{CSD} =0.9V	1			μΑ
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} =2.1V			10	μΑ
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			V
Vacas	CS DIS clamp valtage	I _{CSD} =1mA	5.5		TBD	V
Vcscl	CS_DIS clamp voltage	I _{CSD} =-1mA		-0.7		V

Table 9. Protections and Diagnostics (see note 2)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
le	DC Short circuit current	V _{CC} =13V	40	60	80	Α
llimH	DC Short circuit current	5V <v<sub>CC<36V</v<sub>			80	Α
l _{limL}	Short circuit current during thermal cycling	V _{CC} =13V T _R <t<sub>j<t<sub>TSD</t<sub></t<sub>		24		А
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of STATUS		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} =2A; V _{IN} =0; L=6mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
Von	Output voltage drop limitation	I _{OUT} =0.3A; T _j = -40°C+150°C (see figure 9)		25		mV

Note: 2. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

ELECTRICAL CHARACTERISTICS (continued)

Table 10. Current Sense $(8V < V_{CC} < 16V)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} =1.5A; V _{SENSE} =0.5V; V _{CSD} =0V; T _j = -40°C150°C	TBD	5000	TBD	
		I _{OUT} =10A; V _{SENSE} =4V; V _{CSD} =0V;				
K ₂	I _{OUT} /I _{SENSE}	T _j =-40°C	TBD	5000	TBD	
		T _j =25°C150°C	TBD	5000	TBD	
		I _{OUT} =25A; V _{SENSE} =4V; V _{CSD} =0V;				
K ₃	I _{OUT} /I _{SENSE}	T _j =-40°C	TBD	5000	TBD	
		T _j =25°C150°C	TBD	5000	TBD	
		I _{OUT} =0A; V _{SENSE} =0V;				
I _{SENSE0}	Analog sense current	V _{CSD} =5V; V _{IN} =0V; T _j =-40°C150°C	0		5	μΑ
		V _{CSD} =0V; V _{IN} =5V; T _j =-40°C150°C	0		10	μΑ
V _{SENSE}	Max analog sense output voltage	I _{OUT} =15A; V _{CSD} =0V; R _{SENSE} =3.9KΩ	5			V
V _{SENSEH}	Analog sense output voltage in overtemperature condition	V_{CC} =13 V ; R_{SENSE} =3.9 K Ω		9		V
ISENSEH	Analog sense output current in overtemperature condition	V _{CC} =13V, V _{SENSE} =5V		8		mA
t _{DSENSE1H}	Delay Response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE}=90% of I_{SENSE max} (see fig 5)</lout<25a 		50	100	μs
t _{DSENSE1L}	Delay Response time from rising edge of CS_DIS pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE}=10% of I_{SENSE max} (see fig 5)</lout<25a 		5	20	μs
t _{DSENSE2H}	Delay Response time from rising edge of INPUT pin	Vsense<4V, 1.5A <lout<25a (see="" 5)<="" fig="" isense="" max="" of="" td=""><td></td><td>270</td><td>600</td><td>μs</td></lout<25a>		270	600	μs
t _{DSENSE2L}	Delay Response time from falling edge of INPUT pin	Vsense<4V, 1.5A <lout<25a Isense=10% of Isense max (see fig 5)</lout<25a 		100	250	μs

Table 11. Truth Table

CONDITIONS	INPUT	ОИТРИТ	SENSE (V _{CSD} =0V) (see note 3)
Normal operation	L H	L H	0 Nominal
Overtemperature	L	L	0
Overtemperature	Н	L	Vsenseh
Undervoltage	L	L	0
Ondervoltage	Н	L	0
Short circuit to GND	L	L	0
Short circuit to GND	Н	L	0
Short aircuit to V-	L	Н	0
Short circuit to V _{CC}	Н	Н	< Nominal
Negative output voltage clamp	L	L	0

Note: 3. If the $V_{\mbox{CSD}}$ is high, the SENSE output is at a high impedance.

Figure 5.




Figure 6. Switching Characteristics





Table 12. Electrical Transient Requirements

ISO T/R 7637/1	TEST LEVELS				
Test Pulse	I	II	III	IV	Delays and Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	$0.2~\text{ms}~10~\Omega$
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	Е	Е	Е

CLASS	CONTENTS	
С	All functions of the device are performed as designed after exposure to disturbance.	
Е	One or more functions of the device are not performed as designed after exposure to disturban and cannot be returned to proper operation without replacing the device.	

Figure 7. Application Schematic



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

 $\underline{\text{Solution 1:}}$ Resistor in the ground line (RGND only). This can be used with any type of load.

The following is an indication on how to dimension the $R_{\mbox{\footnotesize GND}}$ resistor.

- 1) $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$.
- 2) $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

 $P_D = (-V_{CC})^2 / R_{GND}$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift $(I_{S(on)max}\ ^*\ R_{GND})$ in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor (R_{GND}=1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

LOAD DUMP PROTECTION

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$ Calculation example:

For V_{CCpeak}= - 100V and I_{latchup} \geq 20mA; V_{OHµC} \geq 4.5V $5k\Omega \leq R_{prot} \leq 65k\Omega$.

Recommended R_{prot} value is $10k\Omega$.

Figure 8. Waveforms





Figure 9.




PACKAGE MECHANICAL

Table 13. PowerSSO-12™ Mechanical Data

Cumbal	millimeters			
Symbol	Min	Тур	Max	
A	1.250		1.620	
A1	0.000		0.100	
A2	1.100		1.650	
В	0.230		0.410	
С	0.190		0.250	
D	4.800		5.000	
E	3.800		4.000	
е		0.800		
Н	5.800		6.200	
h	0.250		0.500	
L	0.400		1.270	
k	00		80	
Х	1.900		2.500	
Y	3.600		4.200	
ddd			0.100	

Figure 10. PowerSSO-12™ Package Dimensions



REVISION HISTORY

Table 14. Revision History

Date	Revision	Description of Changes
Oct. 2004	1	- First issue.
Jan. 2005	2	- Minor text changes.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

